A CPU architecture that allows more than one instruction to be executed in one clock cycle. Processors can do this by fetching multiple instructions in one cycle, deciding which instructions are independent of other instructions, and executing them.

Go Back