A dedicated channel between the CPU and a Level 2 cache. The so-called dual independent bus (DIB) architecture allows a processor to use both this and the frontside bus (which connects the CPU with main memory) simultaneously. See also Frontside Bus.
